- 您现在的位置：买卖IC网 > Sheet目录331 > IPTR-DSPBUILDER (Altera)DSP BUILDER SOFTWARE
18–12
Chapter 18: Interfaces Library
Each input interface consists of the ready , valid , startofpacket , endofpacket , empty ,
and data signals. Each output interface has an additional error signal that asserts to
indicate a frame delineation error.
f For more information about these signal types, refer to the Avalon Interface
Specifications .
1
The PFC block does not support Avalon-ST bursts or blocks on its output interfaces.
Table 18–9 lists the signals supported by the Avalon-ST Packet Format Converter
block.
Table 18–9. Signals Supported by the Avalon-ST Packet Format Converter Block
Signal
reset_n
inX_dataN
inX_empty
inX_endofpacket
inX_startofpacket
inX_valid
outY_ready
aclr
inX_ready
outY_dataN
outY_empty
outY_endofpacket
outY_startofpacket
outY_valid
outYerror
Direction
Input
Input
Input
Input
Input
Input
Input
Input
Output
Output
Output
Output
Output
Output
Output
Description
Active-low reset signal.
Data input bus for sink interface X .
Indicates the number of empty symbols for sink interface X during cycles that
mark the end of a packet.
This signal marks the active cycle containing the end of the packet for sink
interface X .
This signal marks the active cycle containing the start of the packet for sink
interface X .
Indicates DSP Builder can accept data for sink interface X .
Indicates that the sink driven by the source interface Y is ready to accept data.
Optional asynchronous clear port.
Indicates that sink interface X is ready to output data.
Data output bus for source interface Y .
Indicates the number of empty symbols for source interface Y during cycles that
mark the end of a packet.
This signal marks the active cycle containing the end of the packet for source
interface Y .
This signal marks the active cycle containing the start of the packet for source
interface Y .
Indicates that valid data is available on source interface Y .
Indicates an error condition when asserted high.
Table 18–10 shows the Avalon-ST Packet Format Converter block parameters.
Table 18–10. Avalon-ST Packet Format Converter Block Parameters
Name
Number of Sinks
Number of Sources
Split Data
DSP Builder Handbook
Value
1–16
1–16
On or Off
Description
Specifies the number of sink interfaces X .
Specifies the number of source interfaces Y .
When on, the data signals on the sink and source interface are split into signals
named data0 through dataN with widths corresponding to the specified symbol
width.
November 2013 Altera Corporation
Volume 2: DSP Builder Standard Blockset
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
IR11662SPBF
IC CNTROL SMART RECTIFIER 8-SOIC
IR1166STRPBF
IC MOSFET DRIVER N-CH 200V 8SOIC
IR11672ASPBF
IC MOSFET DRIVER 200V 8-SOIC
IR1167ASTRPBF
IC SMART SECONDARY DRIVER 8-SOIC
IR11682STRPBF
IC MOSFET DRIVER DUAL 200V 8SOIC
IR1168SPBF
IC MOSFET DRIVER DUAL 200V 8SOIC
IR1176STR
IC DRIVER RECT SYNC 5V 4A 20SSOP
IR2010SPBF
IC DRIVER HIGH/LOW SIDE 16SOIC
相关代理商/技术参数
IP-TRIETHERNET
功能描述:开发软件 Triple Spd Ethernet MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-TRIETHERNETF
功能描述:开发软件 3x Spd Ethernet MAC MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPTV-OPTION-INS970
制造商:3M Electronic Products Division 功能描述:IPTV OPTION FOR INS970
IPU039N03L G
功能描述:MOSFET N-CH 30V 50A 3.9mOhms RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IPU039N03LG
制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:OptiMOS?3 Power-Transistor Features Fast switching MOSFET for SMPS
IPU039N03LGXK
制造商:Infineon Technologies AG 功能描述:Trans MOSFET N-CH 30V 50A 3-Pin(3+Tab) TO-251
IPU04N03LA
功能描述:MOSFET N-CH 25V 50A IPAK RoHS:否 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
IPU04N03LA G
功能描述:MOSFET N-CH 25V 50A IPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件